пропозиції роботи
Krzysztof Jóźwik
Software/Hardware FPGA Engineer (PhD graduate from Nagoya University)
Londyn,
zagranica
Dołącz do GoldenLine i obejrzyj pełny profil tego użytkownika
Zobacz pełny profil
Doświadczenie zawodowe
FPGA Developer
Fixnetix
Senior Engineer
Solarflare Communications
Responsibilities: Design for Application Onload Engine (AOE) - a low-latency 10G NIC with an FPGA-based bump-in-the-wire packet processing:
* Involved in hardware design flow for Altera FPGAs: SW/HW interface design,
RTL (system-verilog) coding, verification (python scripts for an in-house UVM-like verification environment), synthesis, in-system verification (soft-core and external logic analyzers)
* Contributed to successful release of complex SW/HW co-designed packet capture application (Solarcapture) by working closely with other hardware engineers, software developers and testers on component development and system testing
* Fully responsible for development of the hardware side of Precision Time Protocol (PTP) packet processing sub-system which is a part of the Solarcapture application
* Involved in research of new SW/HW technologies for future AOE-based solutions
* Involved in hardware design flow for Altera FPGAs: SW/HW interface design,
RTL (system-verilog) coding, verification (python scripts for an in-house UVM-like verification environment), synthesis, in-system verification (soft-core and external logic analyzers)
* Contributed to successful release of complex SW/HW co-designed packet capture application (Solarcapture) by working closely with other hardware engineers, software developers and testers on component development and system testing
* Fully responsible for development of the hardware side of Precision Time Protocol (PTP) packet processing sub-system which is a part of the Solarcapture application
* Involved in research of new SW/HW technologies for future AOE-based solutions
Technical Assistant (part-time)
Nagoya University (Japan)
Integration of NEC CyberWorkBench HLS tool within the Software-Hardware Co-design Toolkit (SystemBuilder) as a part of joint research project with Semiconductor Technology Academic Research Center (STARC).
Edukacja
Information Science / Engineering (Embedded Systems / Dynamically Partially Reconfigurable FPGAs), doktorat
Nagoya University (Japan)
Information Science / Engineering (Embedded Systems / Dynamically Partially Reconfigurable FPGAs), doktoranckie
Nagoya University (Japan)
Information Science / Engineering (Embedded Systems / Dynamically Partially Reconfigurable FPGAs), magisterskie
Nagoya University (Japan)
Wydział Elektroniki i Technik Informacyjnych - Electrical and Computer Engineering, inżynierskie
Politechnika Warszawska
Specjalizacje
Edukacja/Szkolenia
Uczelnie
Inne
http://www.linkedin.com/in/kjozwik
Grupy
Politechnika Warszawska
Politechnika Warszawska jest najstarszą polską uczelnią techniczną. Od ponad 180 lat kształci kolejne pokolenia inżynierów, wnosząc istotny wkład w rozwój nauk technicznych.
DS Riviera
Grupa jedynego w swoim rodzaju akademika w Polsce, dla fanów, obecnych i byłych mieszkanców.
Formula 1 i Robert Kubica
F1 to najbardziej prestiżowe wyścigi na świecie, a wsród nich nasz kierowca.
Politechnika Warszawska - Wydział Elektroniki i Technik Informacyjnych
Grupa Wydziału Elektroniki i Technik Informacyjnych (WEiTI, EiTI, ELKA), czyli najlepszego wydziału technicznego w Polsce! Ludzie z WEiTI łączmy się!
